by Tian Tian, Intel Corportation
PCI Express Hot Plug is a feature that can help embedded devices improve serviceability, flexibility, and the user experience. Using this feature, a PCI Express endpoint may be replaced in a running system without having to turn the system off. A classic PCI Express implementation requires an extensive list of components [...]

[Read more →]

Virtualization is commonly used in embedded applications to consolidate workloads. Industrial systems may consolidate a general purpose operating system (GPOS) with a real-time operating system (RTOS) into the same physical hardware. Communications equipment manufacturers may consolidate many single threaded applications and operating systems onto a multi-core architecture, utilizing a virtual machine as a container for [...]

[Read more →]

by Pat Brouillette and Jason Roberts, Intel Corporation
Debugging is the single most time-consuming task for embedded developers, more than double any other activity[1]. Improvements in debug capability are required to accelerate product releases for increasingly complex systems. When debugging software systems, developers quickly learn that simple printf() statements introduce degradations in system performance or introduce [...]

[Read more →]

by Abhishek Agrawal et al., Intel Corporation
In this article, we propose a range of power optimization techniques for media workloads. A number of low power optimization techniques along with architectural improvements have been discussed. Although the emphasis of this article is on media playback, the approaches discussed are applicable for a broader set of media [...]

[Read more →]

by Adrian Hoban, Intel Corporation
There is a huge variety of complex challenges that face product developers as they strive to create new systems that are faster, more power efficient and more innovative. Some embedded developers have the additional challenge of delivering a product that also complies with real-time, deterministic time constraints. For the embedded [...]

[Read more →]

by Evgueni Brevnov, Max Domeika, et al., Intel Corporation
This article describes the evolution, implementation, usage, and performance evaluation of a bi-endian capable compiler. Software migration of legacy applications from one endian architecture to another is often hampered [...]

[Read more →]

by Craig Pedersen and Jeff Acampora (Arium)
Software is increasingly complex. Time-to-market and product quality demands continue to create pressure on developers to perform at very high levels. Software engineers require improved tools to complete projects.
Code execution trace is one of the most powerful problem-solving tools available in the software development domain. Problems are often solved [...]

[Read more →]

By Milind Girkar, H. Peter Anvin, Hongjiu Lu, Dmitry Shkurko, and Vyacheslav Zakharin, Intel Corporation
Intel introduced the Intel® 64 architecture with the Pentium® 4F processor in 2004. Besides more virtual memory through 64-bit addresses, Intel64 programs had several other architectural advantages such as larger and more numerous general purpose registers, a register dedicated to the [...]

[Read more →]

by Robert S. Grimes
Modern field programmable gate arrays (FPGAs) are great for a wide range of high-speed, complex signal processing but can be difficult to interface to external systems. Microprocessors are great for interfacing to other systems, especially when equipped with Ethernet for communications, but don’t offer the same levels of performance.
Until recently, [...]

[Read more →]

by Paul Stravers, Vector Fabrics
In this product how-to article, Vector Fabrics’ Paul Stavers describes a more efficient way to parallelize code for embedded multicore designs illustrating the process using the company’s online tool to parallelize Google’s VP8 video decoder.
Many silicon vendors rely on multicore architectures to improve performance. However, some engineers might say that [...]

[Read more →]

by Paul Stravers, Vector Fabrics
In this product how-to article, Vector Fabrics’ Paul Stavers describes a more efficient way to parallelize code for embedded multicore designs illustrating the process using the company’s online tool to parallelize Google’s VP8 video decoder.

[Read more →]

by Wayne Wolf
When designing a distributed embedded system, software AND hardware developers need to deal with several design problems:
Problem #1: We must schedule operations in time, including communication on the network and computations on the processing elements. Clearly, the scheduling of operations on the PEs and the communications between the processing element are linked.
If [...]

[Read more →]

by Wayne Wolf
Embedded computing systems must meet tight cost, power consumption, and performance constraints. If one design requirement dominated, life would be much easier for embedded system designers-they could use fairly standard architectures with easy programming models.

[Read more →]

by Niall Cooling, managing director at embedded training specialist, Feabhas
It feels as if not a day goes by without a new announcement about a major development in multi-core technology. With so much press surrounding multi-core, you have to ask the question “Is it for me?” – can I utilise multi-core technology in my embedded application?
However, [...]

[Read more →]

by Richard Gerber, Aart J.C. Bik, Kevin B. Smith, and Xinmin Tian, Intel Corporation
Abstract
Automatic vectorization of code can fail for many reasons. Due to the fact that the compiler often assumes worst case scenarios, a simple fix is often all that is necessary to ensure that vectorization can be completed. By using diagnostics tools integrated [...]

[Read more →]

by Vincent Zimmer, Michael Rothman, and Suresh Marisetty, Intel Corporation
ABSTRACT: The modern day BIOS is one that has survived in essence for more than 25 years. However, the program and instructions themselves have been changed and adapted to match the ever quickening pace of technological advancement so much to be almost unrecognizable from its origins. [...]

[Read more →]

by Vincent Zimmer, Michael Rothman, and Suresh Marisetty
Abstract
RAS is a critical requirement for enterprise class servers, which includes high availability server platforms. System uptime is measured against the goal of “five nines,” which represents 99.999 percent availability. One of the key aims of manageability software is to help achieve this goal, by implementation functions like [...]

[Read more →]

by Vincent Zimmer, Michael Rothman, and Suresh Marisetty, Intel Corporation
ABSTRACT: The need for a boot solution that is low cost, has a small footprint, offers low boot latencies, and is platform-agnostic is an ever growing one that is becoming more urgent with the increased ubiquity of consumer electronics. This also creates opportunities for CE device [...]

[Read more →]

Pebble Bay will discuss the successful development of BSPs, drivers and other software for these multicore architectures at “Multicore Processors - Embedded Software Network” on Tuesday 5th April at ARM near Cambridge.

[Read more →]

by David Martinez, Vasco Santos, Martin Mc Donnell, Ken Reynolds, and Peter Carlston, Intel Corporation
Abstract
The suitability of Intel® multi-core processors for embedded digital signal processing (DSP) applications is now being reevaluated. Major advances in power-efficient transistor technology, optimized multi-core processor microarchitectures and the evolution of Intel® Streaming SIMD Extensions (Intel® SSE) for vector processing have [...]

[Read more →]