Originally posted at https://www.xsede.org
Graduate and undergraduate students from all disciplines who are interested in using parallel computers efficiently and productively are invited to register for a FREE online course sponsored by the Extreme Science and Engineering Discovery Environment (XSEDE / xsede.org).
The online course is an adaptation of the class Applications of Parallel Computers taught by [...]

[Read more →]

by Suzanne Rivoire, Sonoma State University, Rohnert Park, CA, USA
The technique of scaling hardware performance through increasing the number of cores on a chip requires programmers to learn to write parallel code that can exploit this hardware. In order to expose students to a variety of multicore programming models, our university offered a breadth-first introduction [...]

[Read more →]

Pebble Bay will discuss the successful development of BSPs, drivers and other software for these multicore architectures at “Multicore Processors - Embedded Software Network” on Tuesday 5th April at ARM near Cambridge.

[Read more →]

July 25-29, 2011
Siebel Center for Computer Science
University of Illinois at Urbana-Champaign
The 2011 UPCRC Illinois Summer School offers experienced programmers, with little or no exposure to parallelism, an opportunity to learn about multicore programming.

[Read more →]

# Intel Labs announced $100 million cash investment in U.S. university research over the next 5 years, marking a new model of collaboration for the organization.
# Funding will support a number of Intel Science and Technology Centers; the first such center will be led by Stanford University and focus on next-generation visual computing.
# This new [...]

[Read more →]

The road to exascale computing is a long one, but the Georgia Institute of Technology, a new leader in high-performance computing research and education, continues to win new awards and attract new talent to drive technology innovation. From algorithms to architectures and applications, Georgia Tech’s researchers are collaborating with top companies, national labs and defense [...]

[Read more →]

The course served as an introductory course in parallel programming. It offered a series of lectures on parallel programming concepts as well as a group project providing hands-on experience with parallel programming. The course was designed to develop an understanding of:
* Fundamental design philosophies that multicore architectures address.
[...]

[Read more →]

MIT researchers have developed software that makes computer simulations of physical systems run much more efficiently on so-called multicore chips. In experiments involving chips with 24 separate cores — or processors — simulations of fluid flows were at least 50 percent more efficient with the new software than they were with conventional software. And that [...]

[Read more →]

Programmers with little or no exposure to parallelism have an opportunity to learn about multicore programming at the UPCRC Illinois Summer School to be held July 19-23, 2010 at the University of Illinois at Urbana-Champaign.
The week-long, intensive workshop will provide a solid foundation in the fundamentals of multicore programming, offer hands-on experience with the use [...]

[Read more →]

American computer researchers say they have developed new software which makes programming of multi-processor machines much easier.
“With older, single-processor systems, computers behave exactly the same way as long as you give the same commands. Today’s computers are non-deterministic,” says Luis Ceze, computer science and engineering prof at the University of Washington, Washington. “Even if you [...]

[Read more →]

NVIDIA Corp. announced today that it has recognized the University of Maryland as a CUDA Center of Excellence, placing it in an elite grouping of 9 other universities and research organizations worldwide. The university was selected for its pioneering use of GPU computing and the CUDA programming model across research and teaching efforts within multiple [...]

[Read more →]

University researchers have proposed a new power management technique that they say significantly reduces energy consumption without negatively impacting the reliability of the system. The scheme, dubbed shared recovery technique, was the subject of a paper presented at the International Conference on Computer-Aided Design (ICCAD) Monday (Nov. 2) by Baoxian Zhao, a computer science graduate [...]

[Read more →]

Researchers at Carnegie Mellon University and Intel Labs Pittsburgh (ILP) have combined low-power, embedded processors typically used in netbooks with flash memory to create a server architecture that is fast, but far more energy efficient for data-intensive applications than the systems now used by major Internet services.
An experimental computing cluster based on this so-called Fast [...]

[Read more →]

Professor Pierre Boulanger at University of Alberta is offering a course on Programming multicore architectures. MulticoreInfo is honored to be a part of class resources of this course.
From the Professor’s website, the course description is as follows:
“This course is intended to give students an understanding of multi-core architectures and parallel programming models. Student will [...]

[Read more →]

Prof. David A. Wood compiled a reading list for his Fall 2009, “Programming Current and Future Multicore Processors” course at University of Wisconsin, Madison. It has many papers and articles related to multicore programming. Here is the list of topics.
Introduction
Multicore processors
Pthreads
Locking and Threads
OpenMP
Cilk/TBB
Serialization Sets
MapReduce
Transactional Memory
Reading List
Thanks to Prof. Wood, the course website also has the [...]

[Read more →]

Researchers have developed a ‘hybrid microchip’ that could advance electronics beyond the limits of Moore’s Law. According to Moore’s Law, the number of transistors on an integrated circuit doubles every two years, leading to an exponential improvement in electronics. However, as devices get smaller, it is increasingly difficult for manufacturers to continue the trend on [...]

[Read more →]

By Antone Gonsalves
Researchers at the Massachusetts Institute of Technology are developing a faster processor without having to shrink the size of its circuitry, a technique used by today’s chip makers.
MIT’s advancement in chip-making, which involves combining two semiconductor materials into a single hybrid microchip, is important because today’s manufacturers will eventually hit a limit on [...]

[Read more →]

For over a decade, materials researchers have sought a ferroelectric material that could work in flash-sized bit cells that retain information for as long as a decade–the base requirement for nonvolatile memories.
Researchers at Yale University and the Semiconductor Research Corp. (SRC) claim that ferroelectrics are more appropriate for replacing DRAM than flash. Current DRAM technology [...]

[Read more →]

Graduate students — from various disciplines and institutions across the country — are improving their multicore programming skills this week during a summer school course offered by the Great Lakes Consortium’s Virtual School of Computational Science and Engineering.
High-definition streaming video enables students to participate in the course, “Many-Core Programming for Science and Engineering Applications,” from [...]

[Read more →]

Here are the slides from a talk at MIT in April 2009 by Guy Steele, Fellow at Sun Microsystems Labs. The title of the talk is The Future of Parallel: What’s a Programmer to Do?”. The talk was focused about Breaking sequential habits of thought.
Presentation Slides [pdf]

[Read more →]