Tim Stitt, Ph.D. is a HPC Support Scientist with the Swiss National Supercomputing Centre (CSCS). He wrote an article (or module) on CNX Connections web site introducing PGAS programming model.
Summary:
This module introduces the Partitioned Global Address Space (PGAS) programming paradigm. This paradigm provides both a data and execution model that has the potential to [...]

[Read more →]

A University of California, San Diego faculty-student team is about to demonstrate a first-of-its kind, phase-change memory solid state storage device that provides performance thousands of times faster than a conventional hard drive and up to seven times faster than current state-of-the-art solid-state drives (SSDs).
Full Story

[Read more →]

by Kannan Sadasivam and Sachin Gupta
The integration of analog with digital and the increase number of on-chip features in mixed-signal controllers demand more complex I/O structures. Though they are sometimes some of the most neglected features of a chip, I/O (Input / Output pins) can represent a great deal of functionality in a SoC [...]

[Read more →]

AMD today announced a new set of software development tools and solutions to enable developers to optimize their applications for OpenCL™ standards. These advanced tools create a foundation for software companies to realize the full potential of the AMD Fusion Family of Accelerated Processing Units (APUs), harnessing the combined compute power of AMD’s high-performance CPUs [...]

[Read more →]

by Aater Suleman, Future Chips blog
To maximize concurrency, all threads should be programmed to complete their work at the same time. Balancing the load among threads requires the programmers to predict the latency of each task, which is often impossible due to unpredictable OS/hardware effects. Consequently, programmers split the work into small tasks and [...]

[Read more →]

by Shameem Akhter and Jason Roberts, Intel Corporation
Abstract
Parallel programming has been around for decades, though before the advent of multi-core processors it was more of an esoteric discipline. Now, numerous programmers have tripped over the common stumbling blocks and by recognizing these problems - and knowing how to manage them - you can avoid the [...]

[Read more →]

by Shameem Akhter and Jason Roberts, Intel Corporation
Abstract
Parallel programming has been around for decades, though before the advent of multi-core processors, it was more of an esoteric discipline. Now that numerous programmers have tripped over the common stumbling blocks, you can benefit from their experience by understanding the common problems before designing a parallel program. [...]

[Read more →]

CUDA: Week in Review, an online news summary for the worldwide CUDA™, GPU computing and parallel programming ecosystem.
CUDA TOP STORIES
Sharpen Your Skills This Summer
GPU Acceleration: Easier than Ever
Supermicro’s New SuperServers
LIBJACKET v1.0 from AccelerEyes
EmPro 2011.07 from Agilent
Full Story

[Read more →]

by Shameem Akhter and Jason Roberts, Intel Corporation
Abstract
When programming for multiple thread or multiple core systems, it is important to realize the fundamental difference in memory allocation and access necessary from that of a single thread or core system. Contention and sharing with respect to memory locations can severely reduce the speedup gained from programming [...]

[Read more →]

by Peter Clarke
ICube Corp., a fabless startup from Shenzhen, China, has rolled out its own architecture of a multicore processor and challenging the Android mobile market. The company is a subsidiary of the recently renamed ICube Technology Holdings Ltd.

[Read more →]

by Kevin Buikema
A recent press release reveals that IBM will be manufacturing the new processor for Nintendo’s Wii U console based on the computer company’s Power Architecture technology. IBM also mentions that their embedded DRAM and Silicon insulator technologies will also feature in the 45nm processor’s design.

[Read more →]