By Christoph Hochstatter, ZDNet Germany
AMD’s 45nm chips have arrived almost exactly one year after the first Intel processors to use the same feature size — currently the most advanced process used in mainstream processor production. Codenamed ‘Shanghai’, the new AMD processors are arriving first in quad-core Opterons for two-, four- and eight-processor server platforms, enabling [...]

[Read more →]

By Ed Burnette, ZDNet
“Programming languages are like screwdrivers for developers. One size does not fit all, so good programmers keep several in their tool belt. The problem is, new languages are coming out all the time and you’ve only got so much room on your belt and in your schedule to learn them. In today’s [...]

[Read more →]

by Michael Feldman, HPCwire Editor
New GPGPU computing platforms are in the works at NVIDIA and AMD. Riding the success of the CUDA software platform, NVIDIA has partnered with a number of OEMs and system integrators to offer Tesla-equipped personal supercomputers. These machines offer as much as 4 single precision teraflops of performance for the [...]

[Read more →]

The promise of quantum computing is that it will dramatically outshine traditional computers in tackling certain key problems: searching large databases, factoring large numbers, creating uncrackable codes and simulating the atomic structure of materials.
A quantum step in that direction has been taken by Stanford University researchers. Working in the Ginzton Laboratory, they’ve employed ultrafast lasers [...]

[Read more →]

Unify Corp. (NASDAQ: UNFY), a global provider of application modernization software, today announced the general availability of SQLBase® 11.5, a new version of its award-winning embedded database. With more than one million seats deployed worldwide, SQLBase 11.5 adds SMP support for multi-processor machines for increased performance and scalability, platform support for Windows Vista and Windows [...]

[Read more →]

As seen during the past few weeks, Advanced Micro Devices is preparing an imminent launch for its 45 nanometer Deneb microprocessors. The chip has already been spotted and presents itself as a fantastic part featuring great overclocking capabilities, and AMD seems rather enthusiastic about it. The Sunnyvale company announced that the first chip of the [...]

[Read more →]

In previous posts on The Computing Community Consortium (CCC) blog, Berkeley’s David Patterson, Intel’s Andrew Chien, and Microsoft’s Dan Reed presented their views on why research advances are needed to overcome the problems posed by multicore processors. In this piece — the fourth (and possibly final) entry in the series -– Marc Snir from UIUC [...]

[Read more →]

Much ink has been devoted to the decline of semiconductor research and development in the United States. Pessimists say Bell Labs has thrown in the towel and pioneers like TI are following the path blazed by offshore foundries like TSMC. Optimists counter that Intel is still the world leader in next-gen semiconductors, IBM remains king [...]

[Read more →]

eSOL, a leading embedded software developer for real time operating systems, announced that it has perfected its memory partitioning technology and incorporated it into its real time OS for next-generation multi-core embedded systems. The real time OS (RTOS) is called eT-Kernel Multi-Core Edition. The eT-Kernel Multi-Core Edition is based on the symmetric multiprocessing (SMP) model [...]

[Read more →]

Here is a paper that was presented at Workshop on Design, Architecture, and Simulation of Chip Multi-Processors (dasCMP 2008), which was held in conjunction with the 41st Annual International Symposium on Microarchitecture (MICRO).
Authors:Monchiero, Matteo; Ahn, Jung Ho; Falcón, Ayose; Ortega, Daniel; Faraboschi, Paolo (HP Laboratories)
Abstract of the paper:
This paper proposes a novel methodology to [...]

[Read more →]

Here is the abstract and the link to slides of a Keynote Speech by Charles Moore of AMD at The 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2008.
Charles Moore is a Senior Fellow at Advanced Micro Devices, and currently the Chief Architect of AMD’s Accelerated Computing Initiative. In recent years, he has been [...]

[Read more →]

The First International Forum on Next-Generation Multicore/Manycore Technologies (IFMT’08) will be held in Cairo, Egypt on November 24-25 2008. Here is a selected list of interesting talks and link to advanced program of the technical session.
Keynote Speech 1: The Software Challenges of Multicore: Lessons from Supercomputing by Tarek El-Ghazawi
Dynamic Power Management Framework for Multi-Core Portable [...]

[Read more →]

More Than 650 European Universities and Research Institutions Invited to Develop Innovative Processor Designs Based on Sun Microsystems’s OpenSPARC Technology
November 5, 2008: Sun Microsystems, Inc., and Europractice today announced a three-year collaboration to promote OpenSPARC CMT (Chip Multithreading) technology–one of the only open sourced multi-core, multithreaded processor architectures–as a reference design among 650 universities and [...]

[Read more →]

by Ashish Jha and Darren Yee
Intel® SSE4 is a new set of Single Instruction Multiple Data (SIMD) instructions that will be introduced in the 45nm Next Generation Intel® Core™2 Processor Family (Penryn) and improve the performance and energy efficiency of a broad range of applications.
Intel SSE4 includes the MOVNTDQA instruction for “streaming loads” from [...]

[Read more →]

By Leon Adams, Adrian Valenzuela, and Jeff Falin, Texas Instruments
Low power consumption is paramount in all types of processor-based embedded systems. Battery-based portable systems obviously require a low-power methodology. But even line-powered systems also benefit from a low-power architecture that eliminates heat and meets power-usage guidelines. In this two-part article, we offer tips and tricks [...]

[Read more →]

By Brian Jackson, Xilinx
Input/Output (I/O) pin assignment is one of the main challenges facing designers integrating large FPGA devices onto PCBs. Many designers find the process of defining the I/O pin configuration, or “pinout,” of large FPGA devices and their advanced BGA packages an increasingly difficult task for a seemingly ever-expanding number of reasons. But [...]

[Read more →]

The SC Conference is the premier international conference for high performance computing (HPC), networking, storage and analysis. SC08 was held in Austin, TX (November 15-21) celebrated the 20th anniversary of the first SC Conference, then called Supercomputing, held in Orlando, Florida in 1988. There were more than 10,000 attendants and an excellent technical program. SC08 [...]

[Read more →]

Intel Technology Journal publishes an article, where the authors introduce the 45 nm Intel® Core™ Microarchitecture and discuss improvements in SSE4.1 instructions, larger caches, faster divide techniques, and better load balancing across cache boundaries.
Abstract of the Paper:
The 45nm Intel® Core™2 family of processors, codename PenrynΔ, improves upon the performance of Intel Core 2 processors through [...]

[Read more →]

A post about improving boot speeds has been linked by many. I hope it is useful for Ubuntu users.
“In Ubuntu, Upstart takes care of the remaining boot process after the initramjs. Upstart can run parts of the boot process in parallel by taking advantage of multi-core, hyperthreaded or multiple processors.”
Full Story

[Read more →]

The Faculty of Engineering and Architecture at AUB inaugurated on November 19 the new Information Research Laboratory lab, which is equipped with the latest database and GIS software.
A week earlier, the faculty had also inaugurated a multi-core lab for multiple simulation and computing. Both are located in the Raymond Ghosn Building, in the engineering complex. [...]

[Read more →]