MulticoreInfo.com header image 4

Entries from June 2008

LSI power consumption reduced by as much as 50% with visualizing temperature distribution

June 27th, 2008 · No Comments

NEC Corporation today announced the development of an important new technology that is able to “visualize” the thermal distribution and reduce the power consumption of LSI, which has become an increasingly serious challenge as the miniaturization of LSI continues to advance. These latest developments have been demonstrated through NEC’s SX-9 supercomputer.
Full Story

[Read more →]

Tags: HPC · MulticoreInfo · Related Topics

AMD should have beaten Intel to every multi-core launch

June 27th, 2008 · No Comments

AMD has got over its quad-core delivery problems and is now shipping that device in volume. Mario Rodrigues writes to ITExaminer.com about what AMD might have done differently.
Full Story

[Read more →]

Tags: Industry News · MulticoreInfo · Processors

How an AMD dual-die quad-core could have worked

June 27th, 2008 · No Comments

The AMD64 direct connect architecture was designed to support up to eight sockets without any intervening core logic. Mario Rodrigues here writes about if only one Opteron chip was going to be used it had to be installed in the primary socket.
Full Story

[Read more →]

Tags: Chip Tech · MulticoreInfo · Processors

Performance Optimization of Windows Applications on AMD Processors

June 27th, 2008 · No Comments

Here is a two part article by Michael Wall, Principal Member of Technical Staff of AMD. In Part I he discusses 64-bit optimization, multi-core, threading 101, vectorization, software profiling using AMD CodeAnalyst™ and assembly code. In Part II, he discusses Memory Optimization.
Part 1 link
Part II link
Software Guide for AMD Family 10h Processors

[Read more →]

Tags: Applications · MulticoreInfo · Processors · Programming

Threading Programming Guide from Apple

June 26th, 2008 · No Comments

As multicore computers become more commonplace, running an application that has only one path of execution for code to follow quickly becomes a barrier to performance. In order to take advantage of a computer’s extra cores, an application must break its overall work down into smaller chunks and run those chunks concurrently on separate cores. [...]

[Read more →]

Tags: MulticoreInfo · Programming

Managing Concurrency with NSOperation: An article from Apple Developer Connection

June 26th, 2008 · No Comments

Recent years have seen an end to the continual rise of processor clock speeds, and a move toward multi-core as the way forward. This trend has implications for software developers, because in order to make use of the extra processing power available in multi-core systems, you have to rewrite parts of your application to work [...]

[Read more →]

Tags: MulticoreInfo · Programming

GNU-based Toolchain Optimized for MIPS Cores

June 26th, 2008 · No Comments

MIPS Technologies, Inc. announced that a MIPS(R)-optimized release of Sourcery G++, a complete C/C++ development environment based on the GNU Toolchain and the Eclipse(TM) IDE, is available now from CodeSourcery, Inc.The release supports all MIPS cores, including performance enhancements in the MIPS32(R) 24K(R) core and the superscalar MIPS32(R) 74K(TM) core, as well as other optimizations. [...]

[Read more →]

Tags: Chip Tech · MulticoreInfo · Processors

The Greening of HPC

June 26th, 2008 · No Comments

Michael Feldman of HPCWire writes about one of the final panel sessions at the International Supercomputing Conference (ISC) last week, which was focused on “green” supercomputing, a term used to encompass both power efficiency and environmental responsibility.
Full Story

[Read more →]

Tags: HPC · MulticoreInfo · Related Topics

Event-Based Architectures

June 26th, 2008 · No Comments

Software systems seem to be ruled by a fundamental law: As they get larger, their complexity increases exponentially. The reason for this is actually simple: Complexity is due not just to the number of parts in the system, but also to the relationship between the parts. Event-Based Architectures (EBAs) simplify system design, development, and testing [...]

[Read more →]

Tags: MulticoreInfo · Programming

Intel plans to release three Nehalem quad-core processors at the end of the fourth quarter!?

June 26th, 2008 · No Comments

A Taiwanese publication is reporting that Intel (NASDAQ: INTC) plans to release three Nehalem quad-core processors at the end of the fourth quarter, complete with specs on the new chips. DigiTimes, based in Taipei, cited motherboard vendors as its sources, many of which are also based in Taipei.
Full Story

[Read more →]

Tags: Industry News · MulticoreInfo · Processors

Set processor affinity programmatically in a multi-core system

June 26th, 2008 · No Comments

Its possible to take advantage of multi-core CPUs by programmatically setting their affinity inside your applications. Here is a blog discussing on how to do it.
Full Story

[Read more →]

Tags: MulticoreInfo

Kilim - actors and message passing in Java

June 26th, 2008 · No Comments

As discussed in The multicore crises: Scala vs. Erlang, massage passing and the actor model of concurrency is one promising way for the massive parallelization needed to utilize current and especially future CPUs. Erlang has it built in from the start and Scala incorporated the Scala Actor library into it’s framework. But there is also [...]

[Read more →]

Tags: MulticoreInfo

Leveraging Virtual Platforms for Embedded Software Validation: Part 2

June 25th, 2008 · No Comments

Earlier in Part 1, Andy described in an article written for Embedded.com the benefits of leveraging virtual platforms to validate architecture, performance and embedded software. In this second part, a case study is provided as a means to illustrate the concepts and benefits of using a well-modeled virtual platform of a simple system-on-chip (SoC) design.
Full [...]

[Read more →]

Tags: MulticoreInfo

A Record-Breaking Optical Chip from Intel

June 25th, 2008 · No Comments

The road to a faster Internet, data center, and personal computer is paved with silicon. Or so believe researchers at Intel who have unveiled a test chip–made entirely from silicon–that can encode 200 gigabits of data per second on a beam of light.
Full Story

[Read more →]

Tags: MulticoreInfo

Is Erlang a Holy Grail for the multi-core/parallel developer?

June 25th, 2008 · No Comments

Doug Eadline writes an introductory article about Erlang Programming language for Linux Magazine. He says “When one writes an procedural program (C, Fortran, Perl, etc.) you are “closer to the hardware” and farther away from your problem. When you add MPI, OpenMPI, or Pthreads you have moved closer to the hardware and further away from [...]

[Read more →]

Tags: MulticoreInfo

Rogue Wave® Hydra Suite Helps Optimize Multi-Core Technology

June 25th, 2008 · No Comments

Rogue Wave Software, Inc. today announced a solution that will address the need to move millions of existing C++ installations to multi-core hardware and to benefit from significant performance enhancements. Rogue Wave has ported and certified its Hydra Product Suite to the Solaris ™ Operating System (OS) on x86.
Full Story

[Read more →]

Tags: MulticoreInfo

Microsoft’s Safe and Scalable Multicore Computing Award Winners

June 25th, 2008 · No Comments

Microsoft Research last month announced the recipients of the Safe and Scalable Multicore Computing RFP awards, totaling $1,500,000 in funding over three years. Here are the award winners.

Full Story

[Read more →]

Tags: MulticoreInfo

Microsoft’s multicore strategy

June 25th, 2008 · No Comments

Microsoft has a multi-pronged campaign to get in front of multicore. They’re hiring smart people and spending real money. Here is an article talking about their research investment and their own efforts.
Full Story

[Read more →]

Tags: MulticoreInfo

Mentor Graphics Questa® Codelink targets processor driven tests

June 25th, 2008 · No Comments

Mentor Graphics Corporation today announced immediate availability of the Questa® Codelink(TM) product, an addition to the Questa Functional Verification Platform designed to speed the validation of ASICs containing one or more embedded processors. The Questa Codelink product is an integrated, source-level debug environment targeting processor driven tests.
Full Story

[Read more →]

Tags: MulticoreInfo

Tilera Releases New Version of Multicore Development

June 25th, 2008 · No Comments

EnvironmentTilera Corporation, developer of the breakthrough TILE™ family of high-performance processors for the embedded market, today announced its release of the Multicore Development Environment™ (MDE) 1.3. The new MDE release includes multiple enhancements to the run-time software and a new Ingress Packet Processor (IPP) library.
Full Story

[Read more →]

Tags: MulticoreInfo